



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/666,218	09/21/2000	Jae-hun Lee	SAM-143	9230
7590	12/28/2005		EXAMINER	
Mills & Onello LLP Eleven Beacon Street Suite 605 Boston, MA 02108			TRAN, TRANG U	
			ART UNIT	PAPER NUMBER
			2614	

DATE MAILED: 12/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/666,218	LEE ET AL.	
	Examiner	Art Unit	
	Trang U. Tran	2614	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 26 September 2005.

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-9 and 19-24 is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1,2,6,8,9,19,20 and 23 is/are rejected.

7) Claim(s) 3-5,7,21,22 and 24 is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some * c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

DETAILED ACTION***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on October 31, 2005 has been entered.

Response to Arguments

2. Applicant's arguments filed Sept. 26, 2005 have been fully considered but they are not persuasive.

Applicants argue that the combination of Suemura and Co fails to teach or suggest "a receiver phase locked loop that generates a second plurality of non-overlapping clock signals of different respective phases in response to a received clock included in the received optical signal...the non-overlapping clock signals each having a frequency that is the same as a frequency of the received clock" as claimed in independent claims.

In response, the examiner respectfully disagrees. Co et al discloses in col. 4, lines 20-61 that "FIG. 3 is a block diagram of the jitter attenuator of the present invention. The **receive clock 11** and receive data 10 are extracted from the coded data stream received from the previous station in the ring...Each write clock has a write pulse every 64 periods of receive clock 11. Thus **input divider 26 divides the receive**

clock 11 by 64, generating eight staggered pulses on write clocks 40... Output divider 36 also receives the filtered receive clock 20, and divides this clock by 64, producing the eight read clocks 38. Each of the read clocks 38 has a read pulse every 64 periods of filtered receive clock 20. However, the read clocks 38 are staggered so that one read pulse occurs every 8 periods of filtered receive clock 20". From the above passage, the received clock 11 and filtered receive clock 20 are receive clock. Since clock 11 and clock 20 are receiving clock, they have same frequency. Both clocks 11 and 20 are dividing by 64 and also have same frequency. The claimed non-overlapping clock signals are anticipated by the filtered receive clock 20 and have the same frequency as a frequency of the received clock (the filtered clock 11 of Co et al). Thus, Co et al does indeed disclose the claimed "the non-overlapping clock signals (the filtered receive clock 20 of Co et al) each having a frequency that is the same as a frequency of the received clock (the receive clock 11 of Co et al) of claim 1, the claimed "the first through n-th non-overlapped clock signals (the filtered receive clock 20 of Co et al) each having a frequency that is the same as a frequency of the received clock signal (the receive clock 11 of Co et al)" of claim 19, and the claimed "the first through n-th non-overlapped clock signals (the filtered receive clock 20 of Co et al) each having a frequency that is the same as a frequency of the clock signal (the receive clock 11 of Co et al)" of claim 23.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 1, 6, 8-9, 19-20 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suemura et al (US Patent No. 5,887,039) in view of So et al (US Patent No. 5,602,882).

In considering claim 1, Suemura et al discloses all the claimed subject matter, note 1) the claimed a video controller for separating color signals and a horizontal/vertical synchronous signal from an original video signal, and for transmitting the color signals and the horizontal/vertical synchronous signal in response to externally-applied predetermined data enable signal and clock signal is met by the parallel digital data 1 which is covering a total of 12 bits are divided into units each of 3 bits, each unit being inputted to each encoder 10 (Figs. 8 and 9, col. 11, lines 3-26), 2) the claimed a transmitter that includes a transmitter phase locked loop that, in response to a clock signal, generates a first plurality of non-overlapping clock signals, the transmitter for skew-compensating and compressing signals received from the video controller and for converting the compressed signals to a driving current is met by the transmitter which includes the encoder 10, the sync pattern adder 11, the input clock signal 42, the timing pulse generator 30 and the P/S converter 12 (Figs. 8 and 9, col. 11, lines 3-32), 3) the claimed a transmission photo diode for converting the driving current to an optical signal and for outputting the optical signal is met by the optical transmitters 20 (Figs. 8 and 9, col. 11, lines 32-35), 4) the claimed an optical transmission line comprised of a predetermined number of channels, for transmitting the

optical signal is met by the optical fibers 21 (Figs. 8 and 9, col. 11, lines 32-35), 5) the claimed a reception photo diode for converting the optical signal received from the optical transmission line into a current signal and for outputting the current signal is met by the optical receivers 22 (Figs. 8 and 9, col. 11, lines 35-37), and 6) the claimed a receiver that includes a receiver phase locked loop that generates a second plurality of non-overlapping clock signals in response to a received clock included in the received optical signal, for converting the current signal into a voltage signal, for decompressing the voltage signal in response to the second plurality of non-overlapping clock signals, for compensating for the skew of the voltage and for restoring the original signal is met by the receiver side and the decoders 19 (Figs. 8 and 9, col. 11, line 37 to col. 14, line 8).

However, Suemura et al explicitly do not disclose the claimed a transmitter phase locked loop and a receiver phase locked loop, in response to a clock signal, generates a first plurality of non-overlapping clock signals of different respective phases, at least one of non-overlapping clock signals being in phase with the received clock, the non-overlapping clock signals each having a frequency that is the same as a frequency of the received clock.

Co et al teach that FIG. 3 is a block diagram of the jitter attenuator of the present invention. The **receive clock 11** and receive data 10 are extracted from the coded data stream received from the previous station in the ring... Each write clock has a write pulse every 64 periods of receive clock 11... and Fig. 4 is a waveform diagram of the multi-phase clocks 32, there are preferably eight clocks staggered in phase and having

equal phase offset to each other... output divider 36 divides the filtered received clock 20 by 64, producing eight non-overlapping read clocks 38, R0-R7, these clocks are staggered in phase to each other (different phases) (Figs. 3 and 4, col. 4, lines 20-61 and col. 5, line 29 to col. 7, line 3).

Therefore, it would have been obvious to one ordinary skill in the art at the time of the invention to incorporate the receive clock and the multi-phase clock as taught by Co et al into Suemura et al's system in order to reduce jitter of the data to be transmitted.

In considering claim 6, Suemura et al discloses all the claimed subject matter, note 1) the claimed wherein the receiver phase locked loop further generates a clock signal in response to the received clock included in the received optical signal is met by the clock extractor 43 which extracts a transmission clock signal 36 from the output of the optical receiver 22 and the output clock signal 37 (Figs. 8 and 9, col. 11, line 60 to col. 12, line 19), 2) the claimed an optical receiver for converting current signals received from the reception photo diode into voltage signals, and for duty-compensating and level-converting the voltage signals to obtain digitalized signals which are different channel data is met by the optical receivers 22 (Figs. 8 and 9, col. 11, lines 35-37), 3) the claimed a data restoration and skew compensation unit for receiving channel data that has been compressed by the transmitter, for decompressing the compressed data in response to the plurality of non-overlapping clock signals, and for skew-compensating the decompressed data to obtain different channel data each having a predetermined number of bits is met by the skew compensation which includes the synchronization

pattern detectors 16, controller 41 and bit rotator 17 (Fig. 9, col. 12, line 31 to col. 14, line 8), and 4) the claimed a descrambler for descrambling in response to the direct current balance information in each of the channel data, so that the low level and high level of the channel data balance with each other is met by the decoders 19 (Fig. 9, col. 12, line 31 to col. 14, line 8).

In considering claim 8, the combination of Suemura et al and Co et al discloses all the limitations of the instant invention as discussed in claims 1 and 6 above, except for providing the claimed wherein the optical receiver further comprises a power down controller for powering down the bias circuit so that it does not operate, in response to an externally-applied power down control signal. The capability of using the power down controller is old and well known in the art. Therefore, the Official Notice is taken. It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the old and well known of using power down controller into the combination of Suemura et al and Co et al's system in order to control the power of the bias circuit.

In considering claim 9, note 1) the claimed a first latch unit for latching for latching received serial data in units of $n+N-1$ (where N is a positive integer greater than or equal to 3) bits in parallel in response to the second plurality of non-overlapping clock signals comprising first through n -th non-overlapped clock signals, and for outputting N n -bit latch state data having the time difference of a predetermined offset there between is met by the serial-to-parallel (S/P) converters 18 which convert the serial data into parallel data (Fig. 9, col. 12, lines 31-66 of Suemura et al), 2) the claimed the second latch unit for latching in parallel the N state data in response to an X -th ($1 \leq X \leq n$) non-

overlapped clock signal having the greatest timing margin among the first through n-th non-overlapped clock signals is met by the phase selector 30 which selects the next-larger phase-offset clock of the multi-phase clocks 32 (Figs. 4-5, col. 5, line 29 to col. 7, line 3 of Co et al), and 3) the claimed a synchronizer for outputting state data from which the synchronous signal is detected, among data latched by the second latch unit, as restored information data, in response to a predetermined synchronous existence signal and the X-th non-overlapped clock signal, each has a predetermined offset so that the clock signals are not overlapped with each other is met by the AND gate 56 which takes a logical AND operation of the synchronization pattern group detection signal Sa and the selector 64 which selects respective one of the ports of the states 0 to 3 (Figs. 9-12, col. 13, line 10 to col. 14, line 8 of Suemura et al).

In considering claim 19, Suemura et al. discloses all the claimed subject matter, note 1) the claimed a first latch unit for latching for latching received serial data in units of $n+N-1$ (where N is a positive integer greater than or equal to 3) bits in parallel in response to the first through n-th non-overlapped clock signals, and for outputting N n-bit latch state data having the time difference of a predetermined offset there between is met by the serial-to-parallel (S/P) converters 18 which convert the serial data into parallel data (Fig. 9, col. 12, lines 31-66), 2) the claimed the second latch unit for latching in parallel the N state data in response to clock signal is met by the first register 60 and the second register 61 (Figs. 9-11, col. 12, line 59 to col. 13, line 46), and 3) the claimed a synchronizer for outputting state data from which the synchronous signal is detected, among data latched by the second latch unit, as restored information data, in

response to a predetermined synchronous existence signal and the X-th non-overlapped clock signal is met by the AND gate 56 which takes a logical AND operation of the synchronization pattern group detection signal Sa and the selector 64 which selects respective one of the ports of the states 0 to 3 (Figs. 9-12, col. 13, line 10 to col. 14, line 8).

However, Suemura et al explicitly do not disclose the claimed the clock signal generates a first plurality of non-overlapping clock signals of different respective phases, at least one of non-overlapping clock signals being in phase with the received clock, the first through n-th non-overlapped clock signals each having a frequency that is the same as a frequency of the received clock signal, and the second latch unit for latching in parallel the N state data in response to an X-th ($1 \leq X \leq n$) non-overlapped clock signal having the greatest timing margin among the first through n-th non-overlapped clock signals.

Co et al teach that FIG. 3 is a block diagram of the jitter attenuator of the present invention. The **receive clock 11** and receive data 10 are extracted from the coded data stream received from the previous station in the ring... Each write clock has a write pulse every 64 periods of receive clock 11,... and Fig. 4 is a waveform diagram of the multi-phase clocks 32, there are preferably eight clocks staggered in phase and having equal phase offset to each other... output divider 36 divides the filtered received clock 20 by 64, producing eight non-overlapping read clocks 38, R0-R7, these clocks are staggered in phase to each other (different phases) and the phase selector 30 which

selects the next-larger phase-offset clock of the multi-phase clocks 32 (Figs. 3 and 4, col. 4, lines 20-61 and col. 5, line 29 to col. 7, line 3).

Therefore, it would have been obvious to one ordinary skill in the art at the time of the invention to incorporate the receive clock, the multi-phase clocks and the phase selector as taught by Co et al into Suemura et al's system in order to reduce jitter of the data to be transmitted.

In considering claim 20, the claimed wherein the predetermined offset is the width of a unit bit constituting the serial data is met by the serial-to-parallel (S/P) converters 18 which convert the serial data into parallel data (Fig. 9, col. 12, lines 31-66 of Suemura et al.).

Claim 23 is rejected for the same reason as discussed in claim 19.

5. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Suemura et al (US Patent No. 5,887,039) in view of So et al (US Patent No. 5,602,882), as applied to claim 1 above, and further in view of Sakamoto et al (US Patent No. 6,557,110 B2).

In considering claim 2, Suemura et al discloses all the claimed subject matter, note 1) the claimed wherein the transmitter phase locked loop further generates a synchronized clock signal to serve as a clock signal for data transmission in response to the externally-applied clock signal is met by the timing pulse generator 40 which generates a timing signal 30, which is "1" during one of 9 time slots and "0" otherwise and is inputted simultaneously to the 4 synchronization pattern adders 11 (Figs. 8 and 9, col. 11, lines 27-35), 2) the claimed a skew compensator for receiving data, each

data having a predetermined number of bits, from the video controller; in response to the synchronized clock signal, via different channels, and compensating for a skew which is generated between the channel data in response to the synchronized clock signal is met by the synchronization pattern adders 11 in which the data are written in synchronism to the input clock signal 35 and read out in synchronism to the low frequency clock signal 38 (Figs. 8 and 9, col. 11, lines 3-35), 3) the claimed a data serialization unit for compressing the scrambled channel data in response to the synchronized clock signal to obtain 1-bit channel data is met by the P/S converters 12 (Figs. 8 and 9, col. 11, lines 3-35), and 4) the claimed an optical driver for receiving the compressed channel data and the clock signal as different channel data and converting the received data into current signals, in order to drive the transmission photo diode is met by the optical transmitters 20 (Figs. 8 and 9, col. 11, lines 32-35).

However, the combination of Suemura et al and Co et al as discussed above explicitly do not disclose the claimed a scrambler for counting the number of high levels and the number of low levels of each of the skew-compensated channel data, and adding the counted information to each of the channel data to serve as direct current balance information, and transmitting the resultant data.

Sakamoto et al teach that counter circuit 123 begins counting upon receiving a start signal Scs and stops counting upon receiving a reset signal Scr, as illustrated in Figs. 7 and 8, counter circuit 123 outputs reference timing signals Sref at a period to match the frame length, the contents of the shift registers 121 are transferred to data

latch 122 at an output timing given by the reference timing signals Sref (Fig. 5, col. 15, line 40 to col. 16, line 35).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the counter as taught by Sakamoto et al into the combination of Suemura et al and Co et al's system in order to provide a channel-to-channel skew compensation apparatus that can prevent outputting erroneous data.

Allowable Subject Matter

6. Claims 3-5, 7, 21-22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Trang U. Tran whose telephone number is (571) 272-7358. The examiner can normally be reached on 8:00 AM - 5:30 PM, Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John W. Miller can be reached on (571) 272-7353. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



TT
December 22, 2005

Trang U. Tran
Examiner
Art Unit 2614